Ebfm_barwr_imm procedure, Ebfm_barwr_imm procedure -23 – Altera Arria 10 Avalon-MM User Manual
Page 173

Location
altpcietb_bfm_rdwr.v
Arguments
bar_table
Address of the Endpoint
bar_table
structure in BFM shared
memory. The
bar_table
structure stores the address assigned
to each BAR so that the driver code does not need to be aware
of the actual assigned addresses only the application specific
offsets from the BAR.
bar_num
Number of the BAR used with
pcie_offset
to determine PCI
Express address.
pcie_offset
Address offset from the BAR base.
lcladdr
BFM shared memory address of the data to be written.
byte_len
Length, in bytes, of the data written. Can be 1 to the minimum
of the bytes remaining in the BAR space or BFM shared
memory.
tclass
Traffic class used for the PCI Express transaction.
ebfm_barwr_imm Procedure
The
ebfm_barwr_imm
procedure writes up to four bytes of data to an offset from the specified Endpoint
BAR.
Location
altpcietb_bfm_driver_rp.v
Syntax
ebfm_barwr_imm(bar_table, bar_num, pcie_offset, imm_data, byte_len, tclass)
UG-01145_avmm
2015.05.14
ebfm_barwr_imm Procedure
14-23
Avalon-MM Testbench and Design Example
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)