Altera FIR Compiler - Manual (Page 9)

Chapter 1: About the FIR Compiler 1–5
Device Family Support
© May 2011 Altera Corporation FIR Compiler User Guide
Device Family Support
Table 1–3 defines the device support levels for Altera IP cores.
Table 1–4 shows the level of support offered by the FIR Compiler to each Altera
device family.
Table 1–3. Altera IP Core Device Support Levels
FPGA Device Families HardCopy Device Families
Preliminary support—The IP core is verified with
preliminary timing models for this device family. The IPcore
meets all functional requirements, but might still be
undergoing timing analysis for the device family. It can be
used in production designs with caution. HardCopy Companion—The IP core is verified with
preliminary timing models for the HardCopy companion
device. The IP core meets all functional requirements, but
might still be undergoing timing analysis for the HardCopy
device family. It can be used in production designs with
caution.
Final support—The IP core is verified with final timing
models for this device family. The IP core meets all
functional and timing requirements for the device family and
can be used in production designs. HardCopy Compilation—The IP core is verified with final
timing models for the HardCopy device family. The IP core
meets all functional and timing requirements for the device
family and can be used in production designs.
Table 1–4. Device Family Support
Device Family Support
Arria ™ GX Final
Arria II GX Final
Arria II GZ Final
Cyclone ® Final
Cyclone II Final
Cyclone III Final
Cyclone III LS Final
Cyclone IV GX Final
HardCopy ® II HardCopy Compilation
HardCopy III HardCopy Compilation
HardCopy IV E HardCopy Compilation
HardCopy IV GX HardCopy Compilation
Stratix ® Final
Stratix II Final
Stratix II GX Final
Stratix III Final
Stratix IV GT Final
Stratix IV GX/E Final
Stratix V Preliminary
Stratix GX Final
Other device families No support