Running the application, Running the, Application – Echelon FTXL User Manual
Page 120: 108, or you can
![background image](/manuals/735717/120/background.png)
108
Working with the Nios II Development Environment
b. Load the hardware image for the Nios II processor into the FPGA
device, as described in the
FTXL Hardware Guide
. Leave
Quartus II Programmer window open.
5. Select Tools → Flash Programmer to open the Flash Programmer
window.
6. In the Flash Programmer window, right-click Flash Programmer in the
left-hand pane and select New to create a configuration for the selected
project.
7. Select Program software project into flash memory. Click Browse to open
the Project Selection dialog, select the FTXL application project, and click
OK.
8. Select Program FPGA configuration data into hardware-image region of
flash memory to load the hardware design into flash memory along with
the software design. You can skip this step if you have already loaded
the hardware design into flash memory.
a. Click Browse to open the Choose an FPGA Configuration file
dialog, select the SRAM object file (*.sof) for the hardware design,
and click Open.
b. Select the appropriate hardware image, memory (serial
configuration device controller), and memory offset from the
Hardware Image, Memory, and Offset dropdown list boxes.
9. Select Validate Nios II system ID before software download.
10. Click Program Flash to load the software image into the Nios II
processor.
11. If the Program Flash Now? dialog appears, click Yes.
12. After the software is loaded, perform a reset for the FPGA device.
13. Close the Quartus II Programmer window. You can also close the Nios II
IDE window.
The Nios II processor runs the loaded software as soon as the processor completes
restart processing.
Running the Application
If you loaded the application image into persistent memory (such as flash
memory), the application runs automatically as soon as the Nios II processor is
properly programmed and reset.
You can also run the application from the Nios II IDE:
1. Ensure that the FPGA device board is powered on and that a device
programmer (such as a USB-Blaster download cable) is connected to the
board’s JTAG header connector.
2. Start the Nios II IDE.
3. Right-click the FTXL application project from the Nios II C/C++ Projects
pane and select Run As → Nios II Hardware. The Nios II IDE recompiles
the project.