3 operations, 1 block diagram, Block diagram – ADLINK PCIe-7360 User Manual
Page 31: 3operations

Operations
21
PCIe-7360
3
Operations
The PCIe-7360 provides functions including high-speed digital
pattern acquisition, digital pattern generation, application function
I/O, and others.
3.1 Block Diagram
The PCIe-7360 provides 32-channel bi-directional high-speed dig-
ital I/O lines, 8-channel AFI (Application Function I/O) lines, and
two sample clock input/output channels. All 32-channel
high-speed digital I/O lines are connected to the level shifter and
can be programmed as 1.8 V, 2.5 V, or 3.3 V (5 V compatible)
logic levels. These channels can also be programmed as input
channels for digital pattern acquisition or output channels for digi-
tal pattern generation.
8-channel application function I/O lines are also connected to the
level shifter. These application function I/Os can be programmed
as I2C or SPI serial interface, handshake interface, external digital
trigger input, event output and external clock input/output with 1.8
V or 2.5 V or 3.3 V (5 compatible) logic levels by direction and
logic level control of level shifter and by AFI controller imple-
mented in FPGA.
The digital pattern acquisition/generation and corresponding flexi-
ble sample timing are controlled by ADLINK’s Smart Control
Engine implemented by FPGA, as shown