Altera JNEye User Manual
Page 33
Figure 2-17: Transmitter Jitter Decomposition
Table 2-8: Transmitter Intrinsic Jitter and Noise Types
Name
Description
Unit
Support
in JNEye
Comments
DJ
Deterministic
Jitter
Unit Interval
(UI)
Yes
DJ can be generated using a uniform distribution,
dual-Dirac, or truncated Gaussian method. Select
the DJ generation method in the Transmitter
Jitter/Noise Options Window. The default DJ
method is dual-Dirac. DJ consists of periodic jitter,
bounded uncorrelated jitter, inter-symbol interfer‐
ence, and duty-cycle distortion. The DJ value is
used in the simulation when the DJ/RJ-DN/RN
method is selected.
ISI
Inter-Symbol
Interference
UI
Yes
ISI can be generated using a uniform distribution,
dual-Dirac, or truncated Gaussian method. Select
the ISI generation method in the Transmitter
Jitter/Noise Options Window. The default ISI
method is dual-Dirac.
UG-1146
2015.05.04
Jitter/Noise Component
2-27
Functional Description
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)