Altera JNEye User Manual
Page 179
To accomplish these goals, set up a transmitter model, a receiver model, and a link with the following
parameters:
• Data rate: 28 Gbps
• Test pattern: PRBS-31
• BER target: BER < 10
-15
• Arria 10 GT transmitter
• V
OD
: 28 (~1000 mV)
• Edge rate: Per Arria 10 GT characteristics
• 5-Tap TX-FIR (2 pre-taps and 2 post-taps)
• Arria 10 GT package model (embedded)
• PLL: ATX (LC) set to low bandwidth
• Output Jitter (DCD, BUJ, and RJ are from JNEye Characterization Data Access):
• DCD: 0.015 UI
• BUJ: 0.037 UI
• RJ: 0.211 ps
RMS
• Arria 10 GT receiver
• CTLE in High Data Rate mode, Peak Frequency 3
• DFE is disabled
• VGA: Bandwidth 3
• Arria 10 GT package model (embedded)
• CDR: Bandwidth High
• Jitter (from JNEye Characterization Data Access):
• DJ: 0.112 UI
• RJ: 0.421 ps
RMS
4-2
Methodology
UG-1146
2015.05.04
Altera Corporation
Tutorial: 28 Gbps OIF VSR Link with Arria 10 GT
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)