Altera JNEye User Manual
Page 129
Figure 2-102: OIF CEI-28G-SR 3.0 Channel Compliance Check User Interface
OIF CEI-25G-LR, OIF CEI-28G-MR, and OIF-CEI-28G-SR channel compliances are similar in configura‐
tion and usage. Both cases are covered in this section. All parameters are predefined as described in the
OIF CEI-25G-LR, OIF CEI-28G-MR, and OIF-CEI-28G-SR standards, so there is no user input. Click
Plot to proceed. Channel Viewer computes and generates a sequence of plots that show the performance
of the channels in the channel list.
• Insertion Loss Plot—This plot is labeled CP: IL. In this plot, the insertion loss of channels, fitted curve
of transmission channels’ insertion loss, insertion loss masks, crosstalk channels’ amplitude, and power
sum of all crosstalk channels are shown. An example is illustrated in athe above figure.
• Insertion Loss Deviation Plot—This plot is labeled CP: ILD. In this plot, the insertion loss deviation
and ILD masks are shown, as in the following figure.
UG-1146
2015.05.04
Plot Configuration Panel
2-123
Functional Description
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)