Altera JNEye User Manual
Page 182
Transmitter Tab
Figure 4-4: Transmitter Settings
Set the following parameters in the Transmitter tab:
• Transmitter: Arria 10 GT (use the Link Designer or Transmitter tab to add or select a transmitter)
• Package: Arria 10 GT
• VOD Selection: 28 (~1000 mV)
• Pre-emphasis: Auto
• PLL Type: ATX (LC)
• PLL Bandwidth: Low
• Jitter/Noise Component—Retrieve the Arria 10 GT transmitter intrinsic jitter values from JNEye's
Characterization Data Access by clicking Characterization Data Access. This populates Arria 10 GT's
DCD, BUJ, and RJ values. The final TX jitter configuration is:
• DCD: 0.015 UI in Clock DCD type
• BUJ: 0.036 UI in Uniform distribution
• RJ: 0.211 ps
RMS
UG-1146
2015.05.04
Setting Up the Control Module
4-5
Tutorial: 28 Gbps OIF VSR Link with Arria 10 GT
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)