Altera JNEye User Manual
Page 163
Perform the following steps to add the first crosstalk channel:
1. Click Channel in the Link Designer panel and select Far-end Crosstalk (FEXT).
2. Use the file browser to locate the channel model file Demo.s12p and add it to the channel list as FEXT.
3. The JNEye Channel Wizard displays the FEXT #1 characteristic. Note that the Crosstalk Aggressor
Location 1 is selected in for this channel.
4. Click OK to close the Channel Wizard.
5. Place the channel icon in the Link Designer.
Figure 3-11: First Far-end Crosstalk Configuration in Channel Wizard
Perform the following steps to add the second crosstalk channel:
1. Click Channel in the Link Designer panel and select Far-end Crosstalk (FEXT).
2. Use the file browser to locate the channel model file Demo.s12p and add it to the channel list as
second FEXT.
3. The JNEye Channel Wizard displays the first FEXT channel characteristic by default.
4. Change the Crosstalk Aggressor Location to 2. This tells JNEye to select the second FEXT in the12-
port S-parameter.
3-12
Constructing the Channel
UG-1146
2015.05.04
Altera Corporation
Tutorial: PCI Express 8GT
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)