Rainbow Electronics T89C51CC02 User Manual
Preliminary, Bit mcu with can controller and flash, Description

Rev.A- May 17, 2001
1
Preliminary
T89C51CC02
8-bit MCU with CAN controller and Flash
1. Description
Part of the CANary
TM
family of microcontrollers
dedicated
to
CAN
network
applications,
the
T89C51CC02
is
a
low
pin
count
8-bit
Flash
microcontroller.
While remaining fully compatible with the 80C51 it
offers a superset of this standard microcontroller. In X2
mode a maximum external clock rate of 20 MHz reaches
a 300 ns cycle time.
Besides the full CAN controller T89C51CC02 provides
16 Kbytes of Flash memory including In-system
Programming (ISP), 2-Kbyte Boot Flash Memory, 2-
Kbyte EEPROM and 512 bytes RAM.
Special attention is payed to the reduction of the electro-
magnetic emission of T89C51CC02.
2. Features
•
80C51 core architecture:
•
256 bytes of on-chip RAM
•
256 bytes of on-chip ERAM
•
16 Kbytes of on-chip Flash memory
Read/Write cycle : 10k
Data Retention 10 years at 85
°
C
•
2 Kbytes of on-chip Flash for Bootloader
•
2 Kbytes of on-chip EEPROM
Read/Write cycle : 100k
•
14-source 4-level interrupt
•
Three 16-bit timer/counter
•
Full duplex UART compatible 80C51
•
maximum crystal frequency 40 MHz. In X2 mode,
20 MHz (CPU core, 40 MHz)
•
three or four ports: 16 or 20 digital I/O lines
•
two-channel 16-bit PCA with:
-
PWM (8-bit)
-
High-speed output
-
Timer and edge capture
•
Double Data Pointer
•
21-bit watchdog timer (including 7 programmable
bits)
•
A 10-bit resolution analog to digital converter (ADC)
with 8 multiplexed inputs
•
Separate power supply for analog
•
Full CAN controller:
•
Fully compliant with CAN standard rev 2.0 A
and 2.0 B
•
Optimized
structure
for
communication
management (via SFR)
•
4 independent message objects:
-
Each
message
object
programmable
on
transmission or reception
-
individual tag and mask filters up to 29-bit
identifier/message object
-
8-byte cyclic data register (FIFO)/message
object
-
16-bit status & control register/message object
-
16-bit Time-Stamping register/message object
-
CAN specification 2.0 part A or 2.0 part B
programmable message objects
-
Access to message object control and data
register via SFR
-
Programmable reception buffer lenght up to
4 message objects
-
Priority management of reception of hits on
several message objects at the same time
(Basic CAN Feature)
-
Priority management for transmission
-
message object overrun interrupt
•
Supports
-
Time Triggered Communication.
-
Autobaud and Listening mode
-
Automatic reply mode programmable
•
1 Mbit/s maximum transfer rate at 8MHz* Crystal
frequency in X2 mode.
•
Readable error counters
•
Programmable link to on-chip Timer for Time
Stamping and Network synchronization
•
Independent baud rate prescaler
•
Data, Remote, Error and overload frame handling
•
Power saving modes:
•
Idle mode
•
Power down mode
•
Power supply: 5V +/- 10% ,3V +/- 10%
•
Temperature range: Industrial (-40
°
to +85
°
C)
•
Packages: PLCC28, SOIC28, (TSSOP28, SOIC24)**
Document Outline
- 8-bit MCU with CAN controller and Flash
- 1. Description
- 2. Features
- 3. Block Diagram
- 4. Pin Configuration
- 5. SFR Mapping
- 6. Clock
- 7. Program/Code Memory
- 8. Data Memory
- 9. EEPROM data memory
- 10. In-System-Programming (ISP)
- 11. Serial I/O Port
- 12. Timers/Counters
- 13. Timer 2
- 14. WatchDog Timer
- 15. Atmel CAN Controller
- 15.1. Introduction
- 15.2. CAN Controller Description
- 15.3. CAN Controller Mailbox and Registers Organization
- 15.4. IT CAN management
- 15.5. Bit Timing and BaudRate
- 15.6. Fault Confinement
- 15.7. Acceptance filter
- 15.8. Data and Remote frame
- 15.9. Time Trigger Communication (TTC) and Message Stamping
- 15.10. CAN Autobaud and Listening mode
- 15.11. CAN SFR’s
- 15.12. Registers
- 16. Programmable Counter Array PCA
- 17. Analog-to-Digital Converter (ADC)
- 18. Interrupt System
- 19. Electrical Characteristics
- 20. Ordering Information