Motorola MC68VZ328 User Manual
Page 20

xx
MC68VZ328 User’s Manual
SDRAM Bank Address Programming Examples . . . . . . . . . . . . . . . . . . . . . . . 7-17
SDRAM Power-down Register Description. . . . . . . . . . . . . . . . . . . . . . . . . . . 7-18
LCD Screen Starting Address Register Description. . . . . . . . . . . . . . . . . . . . . 8-10
LCD Virtual Page Width Register Description . . . . . . . . . . . . . . . . . . . . . . . . 8-11
LCD Screen Width Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-11
LCD Screen Height Register Description. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-12
LCD Cursor X Position Register Description. . . . . . . . . . . . . . . . . . . . . . . . . . 8-12
LCD Cursor Y Position Register Description. . . . . . . . . . . . . . . . . . . . . . . . . . 8-13
LCD Cursor Width and Height Register Description . . . . . . . . . . . . . . . . . . . . 8-14
LCD Panel Interface Configuration Register Description . . . . . . . . . . . . . . . . 8-15
LCD Polarity Configuration Register Description . . . . . . . . . . . . . . . . . . . . . . 8-16
LACD Rate Control Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-17
LCD Pixel Clock Divider Register Description . . . . . . . . . . . . . . . . . . . . . . . . 8-17
LCD Clocking Control Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 8-18
LCD Refresh Rate Adjustment Register Description . . . . . . . . . . . . . . . . . . . . 8-18
LCD Panning Offset Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8-19
LCD Gray Palette Mapping Register Description . . . . . . . . . . . . . . . . . . . . . . 8-20
PWM Contrast Control Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 8-20
Refresh Mode Control Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . 8-21
Interrupt Pending Register Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9-16
MC68VZ328 I/O Port Status During the Reset Assertion Time Length . . . . . 10-4