Xcvr_a10_rx_eq_dc_gain_trim – Altera Quartus II Settings File User Manual
Page 823
XCVR_A10_RX_EQ_DC_GAIN_TRIM
A logic option that allows you to control the amount of DC gain on equalizer in high gain mode. The
amount of DC gain is propotional to the setting where '0' gives the lowest DC gain and '28' gives the
largest DC gain.
Type
Enumeration
Values
• NO_DC_GAIN
• STG1_GAIN1
• STG1_GAIN2
• STG1_GAIN3
• STG1_GAIN4
• STG1_GAIN5
• STG1_GAIN6
• STG1_GAIN7
• STG2_GAIN1
• STG2_GAIN2
• STG2_GAIN3
• STG2_GAIN4
• STG2_GAIN5
• STG2_GAIN6
• STG2_GAIN7
• STG3_GAIN1
• STG3_GAIN2
• STG3_GAIN3
• STG3_GAIN4
• STG3_GAIN5
• STG3_GAIN6
• STG3_GAIN7
• STG4_GAIN1
• STG4_GAIN2
• STG4_GAIN3
• STG4_GAIN4
• STG4_GAIN5
• STG4_GAIN6
• STG4_GAIN7
Device Support
This setting can be used in projects targeting any Altera device family.
MNL-Q21005
2015.05.04
XCVR_A10_RX_EQ_DC_GAIN_TRIM
823
Quartus Settings File Reference Manual
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)