Altera Quartus II Settings File User Manual
Page 803
• RADP_DFE_FXTAP1_18
• RADP_DFE_FXTAP1_19
• RADP_DFE_FXTAP1_2
• RADP_DFE_FXTAP1_20
• RADP_DFE_FXTAP1_21
• RADP_DFE_FXTAP1_22
• RADP_DFE_FXTAP1_23
• RADP_DFE_FXTAP1_24
• RADP_DFE_FXTAP1_25
• RADP_DFE_FXTAP1_26
• RADP_DFE_FXTAP1_27
• RADP_DFE_FXTAP1_28
• RADP_DFE_FXTAP1_29
• RADP_DFE_FXTAP1_3
• RADP_DFE_FXTAP1_30
• RADP_DFE_FXTAP1_31
• RADP_DFE_FXTAP1_32
• RADP_DFE_FXTAP1_33
• RADP_DFE_FXTAP1_34
• RADP_DFE_FXTAP1_35
• RADP_DFE_FXTAP1_36
• RADP_DFE_FXTAP1_37
• RADP_DFE_FXTAP1_38
• RADP_DFE_FXTAP1_39
• RADP_DFE_FXTAP1_4
• RADP_DFE_FXTAP1_40
• RADP_DFE_FXTAP1_41
• RADP_DFE_FXTAP1_42
• RADP_DFE_FXTAP1_43
• RADP_DFE_FXTAP1_44
• RADP_DFE_FXTAP1_45
• RADP_DFE_FXTAP1_46
• RADP_DFE_FXTAP1_47
• RADP_DFE_FXTAP1_48
• RADP_DFE_FXTAP1_49
• RADP_DFE_FXTAP1_5
• RADP_DFE_FXTAP1_50
• RADP_DFE_FXTAP1_51
• RADP_DFE_FXTAP1_52
• RADP_DFE_FXTAP1_53
• RADP_DFE_FXTAP1_54
• RADP_DFE_FXTAP1_55
• RADP_DFE_FXTAP1_56
• RADP_DFE_FXTAP1_57
• RADP_DFE_FXTAP1_58
• RADP_DFE_FXTAP1_59
• RADP_DFE_FXTAP1_6
• RADP_DFE_FXTAP1_60
MNL-Q21005
2015.05.04
XCVR_A10_RX_ADP_DFE_FXTAP1
803
Quartus Settings File Reference Manual
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)