Rs-232c serial i/o interface – Altera Stratix II EP2S180 DSP Development Board User Manual
Page 51

Altera Corporation
Core Version a.b.c variable
2–43
Stratix II EP2S180 DSP Development Board Reference Manual
Board Components & Interfaces
RS-232C Serial I/O Interface
The board contains a DB9 connector (J29), which provides a bidirectional
RS-232C serial I/O interface. The board contains the transceiver (U41),
however the logic controller (UART) must be implemented in the
Stratix II device.
Table 2–37
describes the device used to implement the
RS-232C interface.
evm_D15
B23
evm_D16
B25
evm_D17
D25
evm_D18
B27
evm_D19
C28
evm_D20
D20
evm_D21
B22
evm_D22
E22
evm_D23
B24
evm_D24
B26
evm_D25
E25
evm_D26
B28
evm_D27
C29
evm_D28
L21
evm_D29
G21
evm_D30
L18
evm_D31
J19
evm_BE_n0
H20
evm_BE_n1
L19
evm_BE_n2
K19
evm_BE_n3
G20
evm_AWE_n
L20
evm_ARDY
H21
evm_ACE2_n
J20
evm_ARE_n
K20
evm_AOE_n
K18
evm_ACE3_n
E14
Table 2–35. TI-EVM /FPDP Connector (J31, J33) Pin-Outs (Part 3
of 3)
TI-EVM Signal Name
Stratix II Pin
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)