Ti-evm/fpdp connector (j31, j33) – Altera Stratix II EP2S180 DSP Development Board User Manual
Page 49

Altera Corporation
Core Version a.b.c variable
2–41
Stratix II EP2S180 DSP Development Board Reference Manual
Board Components & Interfaces
■
Two 0.1-inch headers specifically designed to be used with external
analog-to-digital devices made by Analog Devices Corporation (J6,
J5)
■
Two Altera Expansion Prototype Connectors (J23, J24, J25; J26, J27,
J28)
TI-EVM/FPDP Connector (J31, J33)
The TI-EVM interface is specifically designed to work with TI boards that
have the EVM interface. Refer to the Texas Instruments web site for
details on which of their boards feature this connector.
lists the pin-outs for the TI-EVM and FPDP connectors.
Table 2–35. TI-EVM /FPDP Connector (J31, J33) Pin-Outs (Part 1
of 3)
TI-EVM Signal Name
Stratix II Pin
J31
evm_DX0
J21
evm_DR0
H22
evm_IAK
K12
evm_INUM0
H13
evm_CNTL0
L12
evm_STAT0
J12
evm_DMAC0
H12
evm_CLKOUT2
K11
evm_CLKX0
J22
evm_FSX0
G22
evm_CLKR0
K22
evm_FSR0
K21
evm_RESET
J11
evm_INT0
H11
evm_INT1
L14
evm_INT2
C13
evm_INT3
B13
J33
evm_A2
B20
evm_A3
E19
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)