A/d converter stratix ii pin-outs – Altera Stratix II EP2S180 DSP Development Board User Manual
Page 26

2–18
Core Version a.b.c variable
Altera Corporation
Stratix II EP2S180 DSP Development Board Reference Manual
Board Components
A/D Converter Stratix II Pin-Outs
show the ADC A (U1) and ADC B (U2) Stratix II
pin-outs.
Table 2–12. ADC A (U1) Stratix II Pin-
Outs
Signal Name
Stratix II Pin
adcA_D0 (LSB)
D1
adcA_D1
D2
adcA_D2
E3
adcA_D3
E4
adcA_D4
E1
adcA_D5
E2
adcA_D6
F3
adcA_D7
F4
adcA_D8
F1
adcA_D9
F2
adcA_D10
G3
adcA_D11 (MSB)
G4
Table 2–13. ADC B (U2) Stratix II Pin-
Outs
Signal Name
Stratix II Pin
adcB_D0 (LSB)
G1
adcB_D1
G2
adcB_D2
J3
adcB_D3
J4
adcB_D4
H1
adcB_D5
H2
adcB_D6
J1
adcB_D7
J2
adcB_D8
K3
adcB_D9
K4
adcB_D10
K1
adcB_D11 (MSB)
K2
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)