Altera Stratix II EP2S180 DSP Development Board User Manual
Page 50
2–42
Core Version a.b.c variable
Altera Corporation
Stratix II EP2S180 DSP Development Board Reference Manual
Expansion Interfaces
evm_A4
C20
evm_A5
E20
evm_A6
A21
evm_A7
C21
evm_A8
A22
evm_A9
C22
evm_A10
D23
evm_A11
D21
evm_A12
F22
evm_A13
F23
evm_A14
A23
evm_A15
C23
evm_A16
C24
evm_A17
A24
evm_A18
A25
evm_A19
A26
evm_A20
D26
evm_A21
C26
evm_D0
E24
evm_D1
C25
evm_D2
E27
evm_D3
E26
evm_D4
A27
evm_D5
A28
evm_D6
D27
evm_D7
C27
evm_D8
B29
evm_D9
A29
evm_D10
D28
evm_D11
E28
evm_D12
D19
evm_D13
B21
evm_D14
D22
Table 2–35. TI-EVM /FPDP Connector (J31, J33) Pin-Outs (Part 2
of 3)
TI-EVM Signal Name
Stratix II Pin
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)