Vga interface (j35) – Altera Stratix II EP2S180 DSP Development Board User Manual
Page 46

2–38
Core Version a.b.c variable
Altera Corporation
Stratix II EP2S180 DSP Development Board Reference Manual
Board Components
Table 2–30
lists the reference information for the Mictor connector.
VGA Interface (J35)
The board contains a high density DP15 connector, which outputs VGA,
as well as a Triple Video D/A converter which has the following features:
■
3 x 8 bit, 180 megapixels per second
■
±2.5% gain matching
■
±0.5 LSB linearity error
■
Internal bandgap voltage reference
■
Low glitch energy
■
Single 3.3-V power supply
shows the pin-outs for the VGA interface.
Table 2–30. Mictor Connector Reference
Item
Description
Board reference
J20
Part number
2-767004-2
Device description
Mictor connector
Manufacturer
Tyco
Manufacturer web site
www.tyco.com
Table 2–31. VGA Interface (U45, J35) Pin-Outs (Part 1
of 2)
Signal
Stratix II Pin
vga_B0
B7
vga_B1
E7
vga_B2
E6
vga_B3
A7
vga_B4
C9
vga_B5
A8
vga_B6
C8
vga_B7
A9
vga_G0
E11
vga_G1
G10
vga_G2
G11
vga_G3
G12
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)