Altera Stratix II EP2S180 DSP Development Board User Manual
Page 37
Altera Corporation
Core Version a.b.c variable
2–29
Stratix II EP2S180 DSP Development Board Reference Manual
Board Components & Interfaces
Table 2–24
lists the Stratix II device pin-outs for SDRAM device U40.
Table 2–24. SDRAM Device (U40) Pin-Outs (Part 1 of 2)
Pin Name
Pin Number
Connects to Stratix II Pin
A0
25
AD11
A1
26
AD13
A2
27
AB13
A3
60
AE14
A4
61
AB14
A5
62
AC14
A6
63
AD14
A7
64
AE10
A8
65
AB15
A9
66
AC16
A10
24
AB16
A11
21
AE13
BA0
22
AL9
BA1
23
AF11
DQ0
2
AH13
DQ1
4
AG13
DQ2
5
AF13
DQ3
7
AG15
DQ4
8
AL14
DQ5
10
AJ14
DQ6
11
AJ13
DQ7
13
AM14
DQ8
74
AL20
DQ9
76
AH19
DQ10
77
AJ19
DQ11
79
AH20
DQ12
80
AM21
DQ13
82
AK21
DQ14
83
AJ21
DQ15
85
AM22
DQ16
31
AJ23
DQ17
33
AK22
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)