Altera Nios Development Board Cyclone II Edition User Manual
Page 40
2–28
Reference Manual
Altera Corporation
Nios Development Board Cyclone II Edition
May 2007
Board Components
L24
59
JH1
pmc_ad2
L25
58
JH1
pmc_ad3
M19
55
JH1
pmc_ad4
M22
54
JH1
pmc_ad5
M23
53
JH1
pmc_ad6
R24
51
JH2
pmc_ad7
U22
49
JH2
pmc_ad8
U25
49
JH1
pmc_ad9
W21
48
JH2
pmc_ad10
W23
48
JH1
pmc_ad11
W24
47
JH1
pmc_ad12
W25
46
JH2
pmc_ad13
Y21
45
JH2
pmc_ad14
Y23
46
JH1
pmc_ad15
Y24
31
JH2
pmc_ad16
Y25
32
JH1
pmc_ad17
Y26
29
JH2
pmc_ad18
AA23
29
JH1
pmc_ad19
AA24
28
JH2
pmc_ad20
AA25
28
JH1
pmc_ad21
AA26
27
JH1
pmc_ad22
AB23
26
JH2
pmc_ad23
AB24
23
JH2
pmc_ad24
AB25
23
JH1
pmc_ad25
AB26
22
JH2
pmc_ad26
AC23
22
JH1
pmc_ad27
AC25
21
JH1
pmc_ad28
AC26
20
JH2
pmc_ad29
AD24
19
JH2
pmc_ad30
AD25
20
JH1
pmc_ad31
R20
52
JH1
pmc_be_n0
T22
43
JH2
pmc_be_n1
T24
32
JH2
pmc_be_n2
T25
26
JH1
pmc_be_n3
Table 2–15. PMC Connector Pin Table (Continued)
FPGA Pin
JH1 & JH2 Pin
Connector
Board Net Name
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)