Altera Nios Development Board Cyclone II Edition User Manual
Page 22
2–10
Reference Manual
Altera Corporation
Nios Development Board Cyclone II Edition
May 2007
Board Components
f
See www.micron.com for detailed information.
V5
63
sdram_dq14
V6
65
sdram_dq15
P3
16
sdram_dqs0
W4
51
sdram_dqs1
U2
20
sdram_dm0
AA1
47
sdram_dm1
T6
29
sdram_a0
V2
30
sdram_a1
R8
31
sdram_a2
W3
32
sdram_a3
R5
35
sdram_a4
U10
36
sdram_a5
P4
37
sdram_a6
V1
38
sdram_a7
T9
39
sdram_a8
T8
40
sdram_a9
AA2
28
sdram_a10
T10
41
sdram_a11
U3
42
sdram_a12
U9
26
sdram_ba0
Y4
27
sdram_ba1
U1
22
sdram_cas_n
R7
44
sdram_cke
Y3
24
sdram_cs_n
V4
23
sdram_ras_n
U4
21
sdram_we_n
AA6
46
sdram_clk_n
AA7
45
sdram_clk_p
Table 2–7. DDR SDRAM Pin Table (Continued)
FPGA Pin
U63 Pin
Board Net Name
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)