Altera SDI Audio IP Cores - Manual (Page 32)

5 SDI Audio IP Registers
2014.06.30
UG-SDI-AUD Subscribe Send Feedback
SDI Audio Embed Registers
The following tables list the registers for the SDI Audio Embed IP core.
Table 5-1: SDI Audio Embed Register Map
Name Bytes Offset
Audio Control Register 00h
Extended Control Register 01h
Video Status Register 02h
SD EDP Control Register 03h
Channel Status Control Registers (3:0) 04h
Channel Status Control Registers (7:4) 05h
Strip Control Register 06h
Strip Status Register 07h
Sine Channel 1 Frequency 08h
Sine Channel 2 Frequency 09h
Sine Channel 3 Frequency 0Ah
Sine Channel 4 Frequency 0Bh
Audio Status Register 0Ch
Reserved 0Dh-0Fh
Channel Status RAM (0×00), (0×01), ... (0×2F) 10h-3Fh
ISO
9001:2008
Registered
© 2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words
and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other
words and logos identified as trademarks or service marks are the property of their respective holders as described at
www.altera.com/common/legal.html . Altera warrants performance of its semiconductor products to current specifications in accordance with
Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes
no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly
agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
www.altera.com
101 Innovation Drive, San Jose, CA 95134