Altera HardCopy II Clock Uncertainty Calculator User Manual
Page 31
Altera Corporation
3–5
HardCopy II Clock Uncertainty Calculator User Guide
Design Case Exceptions
Figure 3–7. Multi-Cycle Clock
In the example shown in
, the multi-cycle path timing
exception is set and the hold margin is not checked at the launch clock
edge, in other words, the hold margin is checked at E1, E2, or E3 edge.
You should use the setup clock uncertainty value from clock uncertainty
calculator for hold clock uncertainty constraints.
shows the clock uncertainty result from the schematic circuit.
The setup clock uncertainty is 100 ps, and the hold clock uncertainty is
50 ps. If the hold margin is on E1, E2, or E3, use the following example:
set_clock_uncertainty -from CLK1 -to CLK2 -hold 100ps
If the hold margin is on E0, use the following example:
set_clock_uncertainty -from CLK1 -to CLK2 -hold 50ps
PLL
INBUF
CLK1
CLK2
E0
E1
E2
E3
E4
Launch
Edge
Setup Check
Possible Hold Checks
Capture
Edge
R1
Source
Register
R2
t
Δ
Destination
Register
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)