Clock divider, Ripple clock – Altera HardCopy II Clock Uncertainty Calculator User Manual
Page 29
Altera Corporation
3–3
HardCopy II Clock Uncertainty Calculator User Guide
Design Case Exceptions
Clock Divider
shows an example of a clock divider for intra-clock transfer, in
which
CLK1 is accounted for in the clock uncertainty calculator, but not
CLK2. You should add 25 ps to both the setup and hold clock uncertainty
values.
Figure 3–4. Clock Divider for Intra-Clock Transfer
Ripple Clock
shows a ripple clock as an intra-clock transfer example. A
ripple clock is similar to a divided clock, but uses a different calculation
to account for extra clock uncertainty value.
CLK0 is accounted for by the clock uncertainty calculator, but not CLK1
and
CLK2. You need to add 25 ps uncertainty for the CLK1 network and
also add 25 ps uncertainty for the
CLK2 network. Therefore, you should
add 50 ps on both setup and hold clock uncertainty for the example
shown in
.
Figure 3–5. Ripple Clock for Intra-Clock Transfer
PLL
INBUF
Source
Clock
Destination
Clock
Source
Register
Destination
Register
CLK1
CLK2
CLK3
CLK1
clk_a
clk_b
CLK1
CLK0
reg_c
reg_d
CLK2
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)