I/o transfer, Clock uncertainty calculator spreadsheet, Instructions – Altera HardCopy II Clock Uncertainty Calculator User Manual
Page 12
![background image](https://www.manualsdir.com/files/763726/content/doc012.png)
1–6
Altera
Corporation
HardCopy II Clock Uncertainty Calculator User Guide
August 2007
General Description
I/O Transfer
I/O transfer occurs when the clock transfer from an off-chip to the
destination clock (input) or, clock transfer from the source clock to an
off-chip (output), as shown in
.
Figure 1–5. Input Transfer
Figure 1–6. Output Transfer
Refer to
Appendix A, Clock Transfer Examples
for more examples of
clock transfer cases.
Clock Uncertainty Calculator Spreadsheet
The clock uncertainty calculator spreadsheet consists of three parts:
■
Instructions
■
Clock uncertainty calculator
■
Advanced Clock Uncertainty (ACU) calculator
Instructions
The clock uncertainty calculator spreadsheet is a Microsoft Excel-based
file. The first worksheet provides quick-start instructions for using the
calculators. Both the clock uncertainty and advanced clock uncertainty
INBUF
CLK5
PLL10
Destination
Register
DATA
Destination
Clock
PLL7
INBUF
Source
Clock
Source
Register
CLK2
DATA
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)