Standard features, Processors, Standard features -6 – HP ProLiant DL740 Server User Manual
Page 23: Processors -6

Server Features
1-6
HP ProLiant DL740 Server User Guide
HP CONFIDENTIAL
Writer: Anna Roberts File Name: b-ch1 Server Features.doc
Codename: Expedition Part Number: 270854-002 Last Saved On: 6/17/03 1:59 PM
memory, increasing throughput for large server workloads.
Standard Features
The following additional features are available on ProLiant DL740 models.
Processors
The server supports four or eight Intel Xeon processors MP with the following
features:
• Easy upgrade capability from a 4P server to an 8P server
• HP designed ZIF sockets with tool-less actuation and tool-less quick release heat
sink clamps
• Keyed, self-aligning heat sink design to protect processor pins and allow for
blind mate assembly
• Pre-attached processor heat sink assembly for easy service and optimum thermals
without having to worry about messy greases
• Fault-tolerant integrated processor power regulation
Each of the processor boards has embedded power, front and back covers for
enhanced thermals and handling, and a single hand rack-and-pinion lever for blind
mate installation in seconds.
Hyper-Threading technology, developed by Intel, improves the performance of IA-32
processors when executing multiple-processor (MP) capable operating systems and
multithreaded applications. With this technology, one physical processor looks like
two logical processors to the operating system and applications. The two logical
processors can execute two separate tasks (or code streams called threads)
concurrently by using shared hardware resources.
Hyper-Threading technology is designed to improve the performance of IA-32
processors by using the multithreaded nature of contemporary operating systems and
server applications in such a way as to increase the use of the on-chip execution
resources available in the Intel NetBurst microarchitecture. The integrated cache
subsystem results in reduced memory access times and increased throughput and
performance of the memory subsystem. Specifically, integrated Level 3 cache, which
is only available on the Xeon processor MP, provides a high-bandwidth path to