beautypg.com

4 data flow, Figure 1-4: data flow block diagram, 4 da ta flo w – IEI Integration NANO-HM650 User Manual

Page 20

background image



NANO-HM650 EP IC S BC

P a g e 5

1.4 Da ta Flo w

Figure 1-4 shows the data flow between the system chipset, the CPU and other

components installed on the motherboard.

Figure 1-4: Data Flow Block Diagram

See also other documents in the category IEI Integration Hardware: