IEI Integration NANO-LX v1.10 - Manual (Page 38)

NANO-LX EPIC SBC
Virtual PCI header support
Delayed transactions for in-bound read requests
Zero wait state operation within a PCI burst
Dynamic clock stop/start support for GLIU and PCI clock domains (this is not
CLKRUN support)
Capable of handling out of bound transactions immediately after reset
2.6.2 10/100M Ethernet
A highly integrated and cost-effective single-chip, fast RealTek RTL8100C 10/100M
Ethernet controller is interfaced through first the PCI bus and then through the
GeodeLink™ PCI Bridge to the CPU and system chipset. The RealTek RTL8100C
controller provides 10Mbps or 100Mbps Ethernet connectivity to the NANO-LX. Some of
the features of the RealTek RTL8100C are listed below.
10Mbps and 100Mbps operation
Supports 10Mbps and 100Mbps N-way auto-negotiation
Supports 25MHz Crystal or 25MHz OSC as the internal clock source
Complies with PC99/PC2001 standards
Supports ACPI power management
Provides PCI bus master data transfer
Provides PCI memory space or I/O space mapped data transfer
Supports PCI clock speed of 16.75MHz-40MHz
Advanced power saving mode
Supports Wake-on-LAN and remote wake-up (AMD Magic Packet™, Link
Change, and Microsoft® Wake-up frame)
Half/Full duplex capability
Supports Full Duplex Flow Control (IEEE 802.3x)
Provides interface to 93C46 EEPROM to store resource configuration and ID
parameters
Provides PCI clock run pin
Provides LED pins for network operation status indication
2.5/3.3V power supply with 5V tolerant I/Os
Page 38