beautypg.com

12 hot-plug switch interrupt redirect enable, 13 slot power control, 14 extended hot-plug miscellaneous – Intel 460GX User Manual

Page 164: 14 extended hot-plug miscellaneous -18

background image

WXB Hot-Plug

8-18

Intel® 460GX Chipset Software Developer’s Manual

8.2.12

Hot-Plug Switch Interrupt Redirect Enable

Address Offset:

2Ch

Size:

8 bits

Default Value:

00h

Attribute:

Read/Write

This register allows the slot switch change interrupts to be redirected to the SERR# instead of the
INTA#.

Bits

Description

7:6

reserved (0)

5

Slot F INTR Redirect Enable

4

Slot E INTR Redirect Enable

3

Slot D INTR Redirect Enable

2

Slot C INTR Redirect Enable

1

Slot B INTR Redirect Enable

0

Slot A INTR Redirect Enable

8.2.13

Slot Power Control

Address Offset:

2Dh

Size:

8 bits

Default Value:

Sampled at PWRGD

Attribute: Read/Write (Pwr Good Rst Only)

This register is used to power a slot without connecting it to the bus. SOGO must be set to cause
the output sequence. Slots that are connected to the bus cannot be powered down through this
register (the Slot Enable register is used instead). The set of usable Slot Power Control bits is
determined by the strapping values on the P(A,B)HSIL, P(A,B)HSOL, and P(A,B)HSOC inputs.
Unsupported slots in a system do not have writeable Slot Power Control bits.

Bits

Description

7:6

reserved (0)

5

Enable Power to Slot F. When 1, slot F is powered up. When 0, slot F is powered down

4

Enable Power to Slot E. When 1, slot E is powered up. When 0, slot E is powered down

3

Enable Power to Slot D. When 1, slot D is powered up. When 0, slot D is powered down

2

Enable Power to Slot C. When 1, slot C is powered up. When 0, slot C is powered down

1

Enable Power to Slot B. When 1, slot B is powered up. When 0, slot B is powered down

0

Enable Power to Slot A. When 1, slot A is powered up. When 0, slot A is powered down

8.2.14

Extended Hot-Plug Miscellaneous

Address Offset:

32h

Size:

16 bits

Default Value:

0000h

Attribute:

Partial Read/Write

Bits

Description

15:0

reserved (0)