Control detect – Altera Stratix GX Transceiver User Manual
Page 58

3–12
Altera Corporation
Stratix GX Transceiver User Guide
January 2005
Basic Mode Receiver Architecture
Figure 3–9. Disparity Error
Control Detect
The 8B/10B can differentiate between data and control codes via the
rx_ctrldetect
port. This port is optional, and if it is not in use, there
is no way of differentiating a Dx.y from a Kx.y.
shows an example waveform demonstrating the receipt of a
K28.5 code (BC + ctrl). The rx_ctrldetect=1'b1 is aligned with 8'hbc,
indicating that it is a control code.
Figure 3–10. Control Code Detection
clock
rx_out[7:0 ]
rx_disperr
BC
BC
BC
BC
BC
BC
rx_ctrldetect
BC
Expected RD code
rx_in
17C
283
17C
283
283
283
17C
17C
RD-
RD+
RD+
RD-
RD-
RD-
RD+
RD-
RD code received
RD-
RD+
RD+
RD-
RD+
RD-
RD+
RD-
n
n+1
n+2
n+3
n+4
n+5
n+6
n+7
rx_errdetect
xx
clock
rx_out[7:0]
rx_ctrldetect
83
78
BC
BC
0F
00
BF
3C
D3.4
D24.3
D28.5
K28.5
D15.0
D0.0
D31.5
D28.1
Code Group
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)