Altera Stratix GX Transceiver User Manual
Page 194

6–40
Altera Corporation
Stratix GX Transceiver User Guide
January 2005
Design Example
if(kcntr==4'd11 || reset==1'b1)
kcntr<=4'b0;
else
kcntr<=kcntr+1;
//data counter
always@(posedge clk or posedge reset)
if(reset==1'b1)
datacntr<=1'b0;
else
datacntr<=datacntr+1;
//control character decode
always@(kcntr)
case (kcntr)
0:
kdata=8'h1c; //k28.0
1:
kdata=8'h3c; //k28.1
2:
kdata=8'h5c; //k28.2
3:
kdata=8'h7c; //k28.3
4:
kdata=8'h9c; //k28.4
5:
kdata=8'hbc; //k28.5
6:
kdata=8'hdc; //k28.6
7:
kdata=8'hfc; //k28.7
8:
kdata=8'hf7; //k23.7
9:
kdata=8'hfb; //k27.7
10: kdata=8'hfd; //k29.7
11: kdata=8'hfe; //k30.7
//
12: kdata=8'hff; //invalid code
default:kdata=8'hbc;
endcase
always@(globalcntr or curst)
case(globalcntr)
0:
nextst=`reset;//resets receiver
1:
nextst=`sync; //sends out 3 idle ordered sets
8:
nextst=`count; //sending counter values
40:
nextst=`txk; //sending control characters
52:
nextst=`count; //sending counter values
60:
nextst=`tx_err; //sending 4 illegal codes
64:
nextst=`donothing; //do nothing until resync
default:
nextst= curst;
endcase
always @(posedge clk)
curst<=nextst;
always@(posedge clk)
case(curst)
`reset: //resets receiver
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)