Xaui mode receiver architecture, Xaui mode receiver architecture –5, Figure 5–3 – Altera Stratix GX Transceiver User Manual
Page 117
Altera Corporation
5–5
January 2005
Stratix GX Transceiver User Guide
XAUI Mode
Figure 5–3. Block Diagram of a Duplex Channel Configured in XAUI Mode
XAUI Mode
Receiver
Architecture
diagrams the digital components of the receiver in XAUI
mode.
Figure 5–4. Block diagram of Receiver Digital Components in XAUI Mode
Analog Section
Digital Section
Deserializer
Byte
Serializer
Phase
Compensation
FIFO Buffer
Serializer
8B/10B
Encoder
Receiver
Transmitter
Reference
Clock
Word
Aligner
Channel
Aligner
Rate
Matcher
8B/10B
Decoder
Reference
Clock
Phase
Compensation
FIFO Buffer
Transmitter
PLL
Receiver
PLL
Clock
Recovery Unit
Byte
Serializer
Analog Section
Digital Section
Deserializer
Reference
Clock
Word
Aligner
Channel
Aligner
Rate
Matcher
8B/10B
Decoder
Phase
Compensation
FIFO Buffer
Byte
Serializer
Receiver
PLL
Clock
Recovery Unit
Receiver
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)