Altera Stratix GX Transceiver User Manual
Page 196

6–42
Altera Corporation
Stratix GX Transceiver User Guide
January 2005
Design Example
ALTGXB
module gige8b10bgxb (
pll_areset,
pllenable,
inclk,
rx_in,
rx_slpbk,
rxanalogreset,
tx_in,
tx_ctrlenable,
rxdigitalreset,
tx_forcedisparity,
txdigitalreset,
rx_disperr,
rx_patterndetect,
rx_ctrldetect,
tx_out,
rx_errdetect,
coreclk_out,
rx_out,
rx_syncstatus);
input[0:0] pll_areset;
input[0:0] pllenable;
input[0:0] inclk;
input[0:0] rx_in;
input[0:0] rx_slpbk;
input[0:0] rxanalogreset;
input[7:0] tx_in;
input[0:0] tx_ctrlenable;
input[0:0] rxdigitalreset;
input[0:0] tx_forcedisparity;
input[0:0] txdigitalreset;
output[0:0] rx_disperr;
output[0:0] rx_patterndetect;
output[0:0] rx_ctrldetect;
output[0:0] tx_out;
output[0:0] rx_errdetect;
output[0:0] coreclk_out;
output[7:0] rx_out;
output[0:0] rx_syncstatus;
wire [0:0] sub_wire0;
wire [0:0] sub_wire1;
wire [0:0] sub_wire2;
wire [0:0] sub_wire3;
wire [7:0] sub_wire4;
wire [0:0] sub_wire5;
wire [0:0] sub_wire6;
wire [0:0] sub_wire7;
wire [0:0] rx_disperr = sub_wire0[0:0];
wire [0:0] rx_patterndetect = sub_wire1[0:0];
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)