NEC PD750008 User Manual
Page 131
111
CHAPTER 5 PERIPHERAL HARDWARE FUNCTIONS
(1) Timer/event counter mode register (TM0, TM1)
The mode register (TMn) is an 8-bit register which controls the timer/event counter.
Its format is shown in Figures 5-30 and 5-31.
The timer/event counter mode register is set by an 8-bit memory manipulation instruction.
Bit 3 is a timer start bit and can be operated bit-wise. It is automatically reset to 0 when the timer operation
starts.
All the bits of the timer/event counter mode register are cleared to 0 by a RESET signal generation.
Examples 1. Start the timer in the interval timer mode of CP = 5.86 kHz (during 6.00 MHz operation).
SEL
MB15
; or CLR1 MBE
MOV
XA, #01001100B
MOV
TMn, XA
; TMn <– 4CH
2. Restart the timer according to the setting of the timer/event counter mode register.
SEL
MB15
; or CLR1 MBE
SET1
TMn.3
; TMn.bit3 <– 1