Bursts with pauses, Fer to, Figure 3–15 on – Altera QDRII SRAM Controller MegaCore Function User Manual
Page 50
3–18
MegaCore Version 9.1
Altera Corporation
QDRII SRAM Controller MegaCore Function User Guide
November 2009
Interfaces & Signals
Figure 3–15. Burst—Burst of Four (Narrow Mode)
Bursts with Pauses
Bursts with pauses only applies to bursts of four, (narrow mode). When
several read requests to non-consecutive addresses occur, it takes more
time to get the data from the memory (it take two cycles per read access)
than time needed to request them.
shows a read
followed by two reads to consecutive addresses. As the first two requests
are not to consecutive addresses, the controller has to pause the read
requests to insert a clock cycle. The following two reads still get
concatenated to make a burst of four, avoiding loss of bandwidth.
avl_clk
avl_read
avl_data_rd[19:0]
avl_wait_request_rd
avl_data_read_valid
avl_data_rd[17:0]
qdrii_k
qdrii_a[19:0]
qdrii_rpsn
qdrii_cq
qdrii_cqn
qdrii_q[17:0]
0002
0003
0102
0304
0304
0002
01 02 03 04
04
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)