Altera Internal Memory (RAM and ROM) IP Core User Manual
Page 51
Ports Name
Ports
Type
Descriptions
address_a
data_a
wren_a
rden_a
Input
Address input, data input, write enable, and read enable to
port A of the RAM.
(17)
address_b
data_b
wren_b
rden_b
Input
Address input, data input, write enable, and read enable to
port B of the RAM.
(17)
rdata1
err_corrected1
err_detected1
err_fatal1
Output Output data read from port A of the RAM, and the ECC-
status signals reflecting the data read.
(18)
rdata2
err_corrected2
err_detected2
err_fatal2
Output Output data read from port B of the RAM, and the ECC-
status signals reflecting the data read.
(18)
Figure 5-1: Simulation Results
This figure shows the expected simulation waveform results in the ModelSim-Altera software.
(18)
The encoder and decoder each use one pipeline while the RAM uses two pipelines, making the total
pipeline equal to four. Therefore, read data is only shown at output ports four clock cycles after the read
enable is initiated.
UG-01068
2014.12.17
Simulation Results
5-5
Design Example
Altera Corporation
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)