beautypg.com

Design example, Design example -1 – Altera Internal Memory (RAM and ROM) IP Core User Manual

Page 47

background image

Design Example

5

2014.12.17

UG-01068

Subscribe

Send Feedback

Simulate the designs using the ModelSim

®

-Altera software to generate a waveform display of the device

behavior.
The following design files in

Internal_Memory_DesignExample.zip

:

• ecc_encoder.v

• ecc_decoder.v

• true_dp_ram.v

• top_dpram.v

• true_dp_ram.vt

• true_dp.do

• true_dp.qar (Quartus II design file)

Related Information

Internal_Memory_DesignExample.zip

Provides the design examples for this user guide

ModelSim-Altera Software Support

The support page includes links to such topics as installation, usage, and troubleshooting for the

ModelSim-Altera software

External ECC Implementation with True-Dual-Port RAM

The ECC features are only supported internally in simple dual-port RAM by Stratix IV devices when the

M144K is implemented or by Stratix V when the M20K is implemented. Therefore, this design example

describes how ECC features can be implemented in other RAM modes, regardless of the type of device

memory block you use. It also demonstrates the features of the same-port and mixed-port read-during-

write behaviors.
This design example uses a true dual-port RAM and illustrates how the ECC feature can be implemented

external to the RAM. The ALTECC_ENCODER and ALTECC_DECODER IP cores are required as the

ALTECC_ENCODER IP core encodes the data input before writing the data into the RAM, while the

ALTECC_DECODER IP core decodes the data output from the RAM before transferring the data out to

other parts of the logic.
In this design example, the raw data width is 8 bits and is encoded by the ALTECC_ENCODER IP core

block to produce a 13-bit width data that is written into the true dual-port RAM when write-enable signal

©

2014 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134