Altera SoC Embedded Design Suite User Manual
Page 85
Figure 4-43: Application Completed
8. Click Disconnect from Target button to close the debugging session.
Sequence
Sample Application
Function
Used Hardware
Libraries APIs
Description
1
socfpga_dma_setup
alt_dma_init
Init DMA module driver
2
alt_dma_channel_
alloc_any
Allocate DMA channel
3
alt_dma_channel_
state_get
Check state of DMA channel
4
socfpga_fpga_setup
alt_fpga_init
Init FPGA manager driver
5
alt_fpga_state_get
Query the FPGA state
6
alt_fpga_control_
enable
Enable controlling the FPGA
7
alt_fpga_cfg_mode_
get
Query the configuration mode
8
alt_fpga_configure_
dma
Configure the FPGA using the DMA
9
socfpga_bridge_
setup
alt_bridge_init
Initialize bridges
10
alt_addr_space_remap Remap address space
11
socfpga_bridge_io
N/A
Application accesses Soft IP directly
4-66
Running the Hardware Library Sample Application
ug-1137
2014.12.15
Altera Corporation
Getting Started Guides
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)