beautypg.com

Maxim Integrated 71M6533-DB User Manual

Page 71

background image

71M6533-

DB Demo Board User’s Manual

Page: 71 of 75

REV 3

Digital Pins:

Name

Type

Pin #

Description

COM3,
COM2,
COM1,

COM0

O

21,
20,
19,

18

LCD Common Outputs: These 4 pins provide the select signals for the LCD
display.

SEG0…SEG2,

SEG12,

SEG13

…SEG15,

SEG16…SEG18,
SEG20…SEG23,

DIO3,

DIO56…DIO58

O

26-
28,

45

47-
49,

51-53

56-
59,
17,

14-16

Dedicated LCD Segment Outputs.

SEG24/DIO4

SEG31/DIO11,

SEG33/DIO13

SEG41/DIO21,

SEG43/DIO23

SEG47/DIO27,

SEG49/DIO29

SEG50/DIO30,
SEG61/DIO41,

SEG63/DIO43

SEG65/DIO45,

SEG67/DIO47

SEG71/DIO51

I/O


Multi-use pins, configurable as either LCD SEG driver or DIO. (DIO4 = SCK,
DIO5 = SDA when configured as EEPROM interface, WPULSE = DIO6,
VARPULSE = DIO7, DIO8 = XPULSE, DIOO9 = YPULSE when configured
as pulse outputs). Unused pins must be configured as outputs or tied to
V3P3D or GNDD.

SEG3/PCLK

SEG4/PSDO

SEG5/PCSZ

SEG6/PSDI

I/O

6,

10,
11,

34

Multi-use pins, configurable as either LCD segment driver or SPI PORT.

E_RXTX/SEG9

I/O

2,

98

Multi-use pins, configurable as either emulator port pins (when ICE_E pulled
high) or LCD SEG drivers (when ICE_E tied to GND).

E_RST/SEG11

E_TCLK/SEG10

O

100

ICE_E

I

55

ICE enable. When low, E_RST, E_TCLK, and E_RXTX become LCD
segment pins. For production units, this pin should be pulled to GND to
disable the emulator port.

CKTEST/SEG19,

MUXSYNC/SEG7

O

8,

36

Multi-use pins, configurable as either Clock PLL/multiplexer control outputs
or LCD segment drivers. CKTEST can be enabled and disabled by
CKOUT_EN.

TMUXOUT

O

4

Digital output test multiplexer. Controlled by DMUX[3:0].