beautypg.com

NEC 1080Xd User Manual

Page 133

background image

BIOS Setup 4-25

Table 4-9. Extended PCI Slot Submenu

Menu

Option

Description

PCI Slot#1

Option ROM Scan

PCI Slot#2

Option ROM Scan

PCI Slot#3

Option ROM Scan

PCI Slot#4

Option ROM Scan

Disabled

[Legacy Enabled]

EFI(EBC) Enabled

EFI(IPF) Enabled

For default values,
refer to the
description below.

Specifies whether to expand Option ROM expansion of
the PCI device installed in PCI Slot#1-4 on the specified
PCI bus.

Disabled: No Option ROM expansion

Legacy Enabled: Option ROM expansion exists

(Boots IA32 Oprom.)

EFI (EBC) Enabled: Option ROM expansion exists.

(Boots EBC EFI driver.)

EFI (IPF) Enabled: Option ROM expansion exists.

(Boots IPF EFI driver.)

Default value of an Option ROM Scan of the extended PCI slot:
Depending on number of the Option ROM expansion installed on devices, a system
startup time delay may occur due to an Option ROM Scan.

If this happens, restrict the slots with the Option ROM of the PCI card enabled as the
boot device, and set the default value of the Option ROM Scan of the slot to “Legacy
Enabled.” For the remaining slots, set the default value to “Disabled.”

The default values of Option ROM Scan of the extended PCI slot are shown below.

Table 4-10. Default Values of Extended PCI Slot Option ROM Scan

Target Slot

Default Value

Remarks

All slots under the GSL with the lowest number of
the master IOC (All slots under GSL#0a and
GSL#0b)

Legacy
Enabled

PCI bus #0 and PCI bus #1 *

Slots except above

Disabled

PCI bus #2 and PCI bus with
larger number

*When a card with PCI-to-PCI Bridge is configured on GSL#0a and GSL#0b, the BIOS assigns a bus
number to PCI bus under the PCI-to-PCI bridge. And this remark is not applicable.

Example:
When a PCI-to-PCI Bridge is configured on the slot under GSL#0b, PCI Bus #0 is assigned to
GSL#0a. And PCI Bus #1 and PCI Bus#2 are assigned to PCI bus under GSL#0b. In this
case, PCI Bus #3 and larger bus number is assigned to PCI bus under GSL with non lowest
number. If a PCI-to-PCI Bridge is configured on PCI Bus #0, this example is not applicable.