Tx out-of-band flow control block, Out-of-band flow control block signals – Altera Interlaken MegaCore Function User Manual
Page 51

Chapter 4: Functional Description
4–25
Out-of-Band Flow Control Block
June 2012
Altera Corporation
Interlaken MegaCore Function
User Guide
TX Out-of-Band Flow Control Block
The TX out-of-band flow control block can receive link status, lane status, and
calendar bits from the application, and transmit them on the TX out-of-band flow
control interface to a downstream RX out-of-band flow control block associated with
the Interlaken link partner.
Out-of-Band Flow Control Block Signals
shows the out-of-band flow control block.
For clock constraints and comprehensive information about the signals of this block,
refer to
“Out-of-Band Flow Control Interface Signals” on page 5–8
Figure 4–20. Out-of-Band Flow Control Block
TX Out-of-Band
Flow Control
RX Out-of-Band
Flow Control
Calendar and
lane, link status
rx_oob_in_fc_clk,
rx_oob_in_fc_sync,
rx_oob_in_fc_data
tx_oob_out_clk,
tx_oob_out_sync,
tx_oob_out_data
Out-of-Band Flow Control Block
Out-of-Band
Flow Control
Interface
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)