Opencore evaluation, Opencore evaluation –6 – Altera Interlaken MegaCore Function User Manual
Page 12
1–6
Chapter 1: About This MegaCore Function
Installation and Licensing
Interlaken MegaCore Function
June 2012
Altera Corporation
User Guide
OpenCore Evaluation
The Altera OpenCore evaluation feature allows you to generate RTL files and
simulation models, to simulate, and to compile to validate timing, but requires that
you acquire a license to generate a programming file with which to configure an
FPGA. Therefore, without a license for the variation your design includes, you cannot
create an SRAM Object File (.sof) or Programmer Object File (.pof) for programming a
device with your design. With the free OpenCore evaluation feature, you can perform
the following actions:
■
Simulate the behavior of a megafunction (Altera MegaCore function or AMPP
SM
megafunction) in your system using the Quartus II software and Altera-supported
VHDL and Verilog HDL simulators.
■
Verify the functionality of your design and evaluate its size and speed quickly and
easily.
f
For more information about installation and licensing, refer to
.
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)