beautypg.com

Amd confidential user manual september 12 – AMD SimNow Simulator 4.4.4 User Manual

Page 225

background image

AMD Confidential

User Manual

September 12

th

, 2008

Appendix A

213

Instruction

Supported

Mnemonic

Opcode

Description

SHL reg/mem16,imm8

C1 /4 ib

Shift a 16-bit register or memory

location left the number of bits

specified by an 8-bit immediate

value.

SHL reg/mem32,1

D1 /4

Shift a 32-bit register or memory

location left 1 bit.

SHL reg/mem32,CL

D3 /4

Shift a 32-bit register or memory

location left the number of bits

specified in the CL register.

SHL reg/mem32,imm8

C1 /4 ib

Shift a 32-bit register or memory

location left the number of bits

specified by an 8-bit immediate

value.

SHL reg/mem64,1

D1 /4

Shift a 64-bit register or memory

location left 1 bit.

SHL reg/mem64,CL

D3 /4

Shift a 64-bit register or memory

location left the number of bits

specified in the CL register.

SHL reg/mem64,imm8

C1 /4 ib

Shift a 64-bit register or memory

location left the number of bits

specified by an 8-bit immediate

value.

SAR reg/mem8,1

D0 /7

Shift a signed 8-bit register or

memory operand right 1 bit.

SAR reg/mem8,CL

D2 /7

Shift a signed 8-bit register or

memory operand right the number of

bits specified in the CL register.

SAR reg/mem8,imm8

C0 /7 ib

Shift a signed 8-bit register or

memory location right the number of

bits specified by an 8-bit immediate

value.

SAR reg/mem16,1

D1 /7

Shift a signed 16-bit register or

memory operand right 1 bit.

SAR reg/mem16,CL

D3 /7

Shift a signed 16-bit register or

memory operand right the number of

bits specified in the CL register.

SAR reg/mem16,imm8

C1 /7 ib

Shift a signed 16-bit register or

memory location right the number of

bits specified by an 8-bit immediate

value.

SAR reg/mem32,1

D1 /7

Shift a signed 32-bit register or

memory location right 1 bit.

SAR reg/mem32,CL

D3 /7

Shift a signed 32-bit register or

memory operand right the number of

bits specified in the CL register.

SAR reg/mem32,imm8

C1 /7 ib

Shift a signed 32-bit register or

memory operand right the number of

bits specified by an 8-bit immediate

value.

SAR reg/mem64,1

D1 /7

Shift a signed 64-bit register or

memory operand left 1 bit.

SAR reg/mem64,CL

D3 /7

Shift a signed 64-bit register or

memory operand right the number of

bits specified in the CL register.

SAR reg/mem64,imm8

C1 /7 ib

Shift a signed 64-bit register or

memory operand right the number of

bits specified by an 8-bit immediate

value.

SBB AL,imm8

1C ib

Subtract an immediate 8-bit value

from the AL register with borrow.

SBB AX,imm16

1D iw

Subtract an immediate 16-bit value

from the AX register with borrow.

SBB EAX,imm32

1D id

Subtract an immediate 32-bit value

from the EAX register with borrow.

SBB RAX,imm32

1D id

Subtract an immediate 32-bit value

from the RAX register with borrow.

SBB reg/mem8,imm8

80 /3 ib

Subtract an immediate 8-bit value

from an 8-bit register or memory

location with borrow.

SBB reg/mem16,imm16

80 /3 iw

Subtract an immediate 16-bit value

from a 16-bit register or memory

location with borrow.

SBB reg/mem32,imm32

81 /3 id

Subtract an immediate 32-bit value

from a 32-bit register or memory

location with borrow.