Texas Instruments TMS320C6202 - Manual

TMS320C6202
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS072B – AUGUST 1998 – REVISED AUGUST 1999
1
POST OFFICE BOX 1443
•
HOUSTON, TEXAS 77251–1443
D
Highest Performance Fixed-Point Digital
Signal Processor (DSP) TMS320C6202
– 4-ns Instruction Cycle Time
– 250-MHz Clock Rate
– Eight 32-Bit Instructions/Cycle
– 2 000 MIPS
D
VelociTI

Advanced Very Long Instruction
Word (VLIW) ’C6200 CPU Core
– Eight Highly Independent Functional
Units:
– Six ALUs (32-/40-Bit)
– Two 16-Bit Multipliers (32-Bit Result)
– Load-Store Architecture With 32 32-Bit
General-Purpose Registers
– Instruction Packing Reduces Code Size
– All Instructions Conditional
D
Instruction Set Features
– Byte-Addressable (8-, 16-, 32-Bit Data)
– 32-Bit Address Range
– 8-Bit Overflow Protection
– Saturation
– Bit-Field Extract, Set, Clear
– Bit-Counting
– Normalization
D
3M-Bit On-Chip SRAM
– 2M-Bit Internal Program/Cache
– Two 128K-Byte Blocks Offer Improved
Concurrency
Block 0: 128K Bytes Memory-Mapped
Block 1: 128K Bytes Direct-Mapped
Cache/Memory-Mapped
– 1M-Bit Dual-Access Internal Data
(128K Bytes)
– Two 64K-Byte Blocks Offer Improved
Concurrency
D
32-Bit External Memory Interface (EMIF)
– Glueless Interface to Synchronous
Memories: SDRAM or SBSRAM
– Glueless Interface to Asynchronous
Memories: SRAM and EPROM
D
Four-Channel Bootloading
Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel
D
Flexible Phase-Locked-Loop (PLL) Clock
Generator
D
32-Bit Expansion Bus
– Glueless/Low-Glue Interface to Popular
PCI Bridge Chips
– Glueless/Low-Glue Interface to Popular
Synchronous or Asynchronous
Microprocessor Buses
– Master/Slave Functionality
– Glueless Interface to Synchronous FIFOs
and Asynchronous Peripherals
D
Three Multichannel Buffered Serial Ports
(McBSPs)
– Direct Interface to T1/E1, MVIP, SCSA
Framers
– ST-Bus-Switching Compatible
– Up to 256 Channels Each
– AC97-Compatible
– Serial-Peripheral-Interface (SPI)
Compatible (Motorola

)
D
Two 32-Bit General-Purpose Timers
D
IEEE-1149.1 (JTAG † )
Boundary-Scan-Compatible
D
352-Pin BGA Package (GJL Suffix)
D
384-Pin BGA Package (GLS Suffix)
D
0.18-
µ
m/5-Level Metal Process
– CMOS Technology
D
3.3-V I/Os, 1.8-V Internal
ADV
ANCE INFORMA
TION
ADVANCE INFORMATION concerns new products in the sampling or
preproduction phase of development. Characteristic data and other
specifications are subject to change without notice.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
VelociTI is a trademark of Texas Instruments Incorporated.
Motorola is a trademark of Motorola, Inc.
† IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
Copyright

1999, Texas Instruments Incorporated