1 reserved—bits 15–5, 18 irq pending 0 register (irqp0), 1 irq pending (pending)—bits 16–2 – Freescale Semiconductor 56F8122 User Manual
Page 73: 2 reserved—bit 0, 19 irq pending 1 register (irqp1), 1 irq pending (pending)—bits 32–17
Register Descriptions
56F8322 Technical Data, Rev. 10.0
Freescale Semiconductor
73
Preliminary
5.6.17.1 Reserved—Bits 15–5
This bit field is reserved or not implemented. It is read as 0 and cannot be modified by writing.
5.6.17.2 Fast Interrupt 1 Vector Address High (FIVAH1)—Bits 4–0
The upper five bits of the vector address are used for Fast Interrupt 1. This register is combined with
FIVAL1 to form the 21-bit vector address for Fast Interrupt 1 defined in the FIM1 register.
5.6.18
IRQ Pending 0 Register (IRQP0)
Figure 5-20 IRQ Pending 0 Register (IRQP0)
5.6.18.1 IRQ Pending (PENDING)—Bits 16–2
This register combines with the other five to represent the pending IRQs for interrupt vector numbers 2
through 81.
•
0 = IRQ pending for this vector number
•
1 = No IRQ pending for this vector number
5.6.18.2 Reserved—Bit 0
This bit is reserved or not implemented. It is read as 1 and cannot be modified by writing.
5.6.19
IRQ Pending 1 Register (IRQP1)
Figure 5-21 IRQ Pending 1 Register (IRQP1)
5.6.19.1 IRQ Pending (PENDING)—Bits 32–17
This register combines with the other five to represent the pending IRQs for interrupt vector numbers 2
through 81.
•
0 = IRQ pending for this vector number
•
1 = No IRQ pending for this vector number
Base + $11
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
PENDING [16:2]
1
Write
RESET
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
$Base + $12
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Read
PENDING [32:17]
Write
RESET
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1