2 interrupt priority level (ipic)—bits 14–13, 4 interrupt disable (int_dis)—bit 5, 5 reserved—bit 4 – Freescale Semiconductor 56F8122 User Manual

Page 76: 6 reserved—bit 3, 7 irqa state pin (irqa state)—bit 2, 8 reserved—bit 1, 9 irqa edge pin (irqa edg)—bit 0

Text mode
Original mode

2 interrupt priority level (ipic)—bits 14–13, 4 interrupt disable (int_dis)—bit 5, 5 reserved—bit 4 | 6 reserved—bit 3, 7 irqa state pin (irqa state)—bit 2, 8 reserved—bit 1, 9 irqa edge pin (irqa edg)—bit 0 | Freescale Semiconductor 56F8122 User Manual | Page 76 / 137

This manual is related to the following products:

56F8322