beautypg.com

10 interrupt detect register, 11 presence detect register, Table 6-11 – Artesyn MVME3100 Single Board Computer Installation and Use (June 2014) User Manual

Page 116: Interrupt detect register, Table 6-12, Presence detect register

background image

Memory Maps

MVME3100 Single Board Computer Installation and Use (6806800M28E)

116

6.1.10 Interrupt Detect Register

The MVME3100 provides an Interrupt Detect register that may be read by the system software
to determine which of the Ethernet PHYs originated their combined (OR'd) interrupt.

TSEC1_PHY: TSEC1 PHY interrupt. If cleared, the TSEC1 interrupt is not asserted. If set, the
TSEC1 interrupt is asserted.

TSEC2_PHY: TSEC2 PHY interrupt. If cleared, the TSEC2 interrupt is not asserted. If set, the
TSEC2 interrupt is asserted.

FEC_PHY: FEC PHY interrupt. If cleared, the FEC interrupt is not asserted. If set, the FEC
interrupt is asserted.

RSVD: Reserved for future implementation.

6.1.11 Presence Detect Register

The MVME3100 provides a Presence Detect register that may be read by the system software
to determine the presence of optional devices.

Table 6-11 Interrupt Detect Register

REG

Interrupt Detect Register - 0xE2000007

BIT

7

6

5

4

3

2

1

0

FIELD

RS

V

D

RS

V

D

RS

V

D

RS

V

D

RS

V

D

FE

C_PHY

TS

EC2_PHY

TS

EC1_PHY

OPER

R

R

R

R

R

R

R

R

RESET

1

1

1

0

0

0

0

0

Table 6-12 Presence Detect Register

REG

Presence Detect Register - 0xE2000008

BIT

7

6

5

4

3

2

1

0