Altera DDR Timing Wizard User Manual
Page 30

2–18
Altera Corporation
DDR Timing Wizard User Guide
November 2007
Entering and Editing Inputs to the DTW
Figure 2–11. Specify DQS Pins
You can either manually enter each of the DQS pin names, or click on
the Browse (...) button to open the Node Name Browser
(
).
1
If you are using the Altera DDR/DDR2 SDRAM controller,
the default names for the pins have ddr or ddr2 prefixes.
You can change the prefix in the DDR/DDR2 SDRAM
legacy controller MegaWizard. The default prefixes for
QDRII+/QDRII SRAM and RLDRAM II interfaces are
qdrii
and rldramii, respectively.
1
If your design is large, browsing for a node name may be
very labor-intensive. Manually enter the pin names
whenever possible.
If you followed the recommended flow, you should have already
performed Analysis and Synthesis on the design, when
auto_add_ddr_constraints.tcl
script was run. If so, the Quartus II
software will list all of the pin names, as shown in
.
Browse
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)