Figure 20. left-justified format, Figure 21. right-justified format (dac only), 7 initialization – Cirrus Logic CS42L51 User Manual
Page 41: 8 recommended power-up sequence, 7 initialization 4.8 recommended power-up sequence, Recommended pow, Illustrate the, Cs42l51
DS679F1
41
CS42L51
4.7
Initialization
The initialization and Power-Down sequence flowchart is shown in
. The CODEC en-
ters a Power-Down state upon initial power-up. The interpolation and decimation filters, delta-sigma modu-
lators and control port registers are reset. The internal voltage reference, multi-bit DAC and ADC and
switched-capacitor low-pass filters are powered down.
The device will remain in the Power-Down state until the RESET pin is brought high. The control port is ac-
cessible once RESET is high and the desired register settings can be loaded per the interface descriptions
in
. If a valid write sequence to the control port is not made within approximately
10 ms, the CODEC will enter Hardware Mode.
Once MCLK is valid, the quiescent voltage, VQ, and the internal voltage references, DAC_FILT+ and
ADC_FILT+ will begin powering up to normal operation. The charge pump slowly powers up and charges
the capacitors. Power is then applied to the headphone amplifiers and switched-capacitor filters, and the an-
alog/digital outputs enter a muted state. Once LRCK is valid, MCLK occurrences are counted over one LRCK
period to determine the MCLK/LRCK frequency ratio and normal operation begins.
4.8
Recommended Power-Up Sequence
1.
Hold RESET low until the power supplies are stable.
2.
Bring RESET high. After approximately 10 ms, the device will enter Hardware Mode.
3.
For Software Mode operation, set the PDN bit to ‘1’b in under 10 ms. This will place the device in “stand-
by”.
4.
Load the desired register settings while keeping the PDN bit set to ‘1’b.
5.
Start MCLK to the appropriate frequency, as discussed in
.
6.
Set the PDN bit to ‘0’b.
7.
Apply LRCK,SCLK and SDIN for normal operation to begin.
8.
Bring RESET low if the analog or digital supplies drop below the recommended operating condition to
prevent power glitch related issues.
LRCK
SCLK
M S B
L S B
M S B
L S B
L e ft C h a n n e l
R ig h t C h a n n e l
SDIN
MSB
AOUTA / AINxA
AOUTB / AINxB
Figure 20. Left-Justified Format
LRCK
SCLK
M S B
L S B
M S B
L S B
L eft C h a n n e l
R ig h t C h a n n e l
SDIN
AOUTA
AOUTB
Figure 21. Right-Justified Format (DAC only)