Front master – Agilent Technologies VXI E1439 User Manual
Page 90

80
Agilent E1439 Programmer's Reference
Functions listed alphabetically
Front panel master-slave setups, one master per mainframe
External sample clock (for use with baseband path only)
ADC_CLK
EXT_SAMPLE_CLOCK
VCXO
VCXO_OFF
ADC_DIVIDER
DIVIDE_BY_38
REFERENCE_PRESCALER
PRESCALE_BY_1
VXI_CLK_OUTPUT
CLOCK_OFF
REFERENCE_CLOCK
FRONT_PANEL_CLOCK
FRONT_PANEL_CLOCK
BNC_CLOCK
SMB_CLOCK_OUTPUT
CLOCK_OFF
SYNC_CLOCK
DIVIDED_ADC_CLOCK
SYNC_OUTPUT
SYNC_OUT_OFF
SYNC_DIRECTION
N/A
Front master, internal reference
ADC_CLK
VCXO_INTERNAL
VCXO
VCXO_ON
ADC_DIVIDER
DIVIDE_BY_38
REFERENCE_PRESCALER
PRESCALE_BY_1
VXI_CLK_OUTPUT
CLOCK_OFF
REFERENCE_CLOCK
N/A
FRONT_PANEL_CLOCK
CLOCK_OFF
SMB_CLOCK_OUTPUT
DIVIDED_ADC_CLOCK
SYNC_CLOCK
DIVIDED_ADC_CLOCK
SYNC_OUTPUT
SYNC_OUT_SMB
SYNC_DIRECTION
FRNT_TO_REAR